

具有 $\pm 250\text{mV}$ 输入电压、 $3\mu\text{s}$ 延迟的增强隔离式 **AMC1301** 精密放大器

1 特性

- 针对使用分流电阻的电流测量优化了 $\pm 250\text{mV}$ 输入电压范围
- 低偏移误差和漂移：
 25°C 时为 $\pm 200\mu\text{V}$, $\pm 3 \mu\text{V}/^\circ\text{C}$
- 固定增益 = 8.2
- 超低增益误差和漂移：
 25°C 时为 $\pm 0.3\%$, $\pm 50\text{ppm}/^\circ\text{C}$
- 超低非线性度和漂移：
 0.03% , $1\text{ppm}/^\circ\text{C}$
- 高侧和低侧以 3.3V 电压运行
- 系统级诊断 特性
- 安全相关认证：
 - $7000\text{ V}_{\text{PK}}$ 增强型隔离, 符合 DIN V VDE-V 0884-10 (VDE-V 0884-10): 2006-12 标准
 - 符合 UL 1577 标准且长达 1 分钟的 $5000\text{ V}_{\text{RMS}}$ 隔离
 - CAN/CSA No. 5A 组件接受服务通知、IEC 60950-1 和 IEC 60065 终端设备标准
- 可在扩展工业温度范围内运行

2 应用

- 基于分流电阻的电流感测用于下列应用：
 - 电机驱动器
 - 变频器
 - 不间断电源
- 隔离电压感测

3 说明

AMC1301 器件是一款隔离式精密放大器，此放大器的输出与输入电路由抗电磁干扰性能极强的隔离层隔开。根据 VDE V 0884-10 和 UL1577 标准，该隔离栅经认证可提供高达 $7\text{ kV}_{\text{PEAK}}$ 的增强型电流隔离。当与隔离电源配合使用时，该器件可防止共模高电压线路上的噪声电流流入本地接地并干扰或损害敏感电路。

AMC1301 器件的输入针对直接连接分流电阻器或其他低电压等级信号源的情况进行了优化。该器件性能优异，支持精确电流控制，从而降低系统级功耗（尤其在电机控制应用中）并减少扭矩纹波。该器件 (AMC1301) 的集成共模过压和高侧电源电压缺失检测特性可简化系统级设计和诊断。


AMC1301 器件在扩展工业温度范围内 (-40°C 到 $+125^\circ\text{C}$) 完全额定运行，并采用宽体 8 引脚 SOIC (DWV) 封装。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
AMC1301	SOIC (8)	5.85mm × 7.50mm

(1) 要了解所有可用封装，请参阅数据表末尾的可订购产品附录。

简化电路原理图



Copyright © 2016, Texas Instruments Incorporated



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

English Data Sheet: [SBAS667](#)

目录

1	特性	1
2	应用	1
3	说明	1
4	修订历史记录	2
5	Pin Configuration and Functions	4
6	Specifications	5
6.1	Absolute Maximum Ratings	5
6.2	ESD Ratings	5
6.3	Recommended Operating Conditions	5
6.4	Thermal Information	5
6.5	Power Ratings	5
6.6	Insulation Specifications	6
6.7	Safety-Related Certifications	7
6.8	Safety Limiting Values	7
6.9	Electrical Characteristics	7
6.10	Insulation Characteristics Curves	9
6.11	Typical Characteristics	10
7	Parameter Measurement Information	17
7.1	Timing Diagrams	17
8	Detailed Description	18
8.1	Overview	18
8.2	Functional Block Diagram	18
8.3	Feature Description	18
8.4	Device Functional Modes	19
9	Application and Implementation	20
9.1	Application Information	20
9.2	Typical Applications	20
9.3	Do's and Don'ts	24
10	Power Supply Recommendations	25
11	Layout	26
11.1	Layout Guidelines	26
11.2	Layout Example	26
12	器件和文档支持	27
12.1	文档支持	27
12.2	接收文档更新通知	27
12.3	社区资源	27
12.4	商标	27
12.5	静电放电警告	27
12.6	Glossary	27
13	机械、封装和可订购信息	27

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision C (September 2016) to Revision D	Page
• Changed VDD1 to VDD2 in test conditions of I_{DD2} and P_{DD2} parameters of <i>Electrical Characteristics</i> table	8
• 已更改 VDD2 to VDD1 in conditions of <i>Gain Error Histogram</i> figures	12


Changes from Revision B (June 2016) to Revision C	Page
• 将简化原理图中的 12 位 ADC 更改为 14 位 ADC	1
• Changed maximum specification of <i>Supply voltage</i> row in <i>Absolute Maximum Ratings</i> table	5
• Changed 12-Bit ADC to 14-Bit ADC in <i>Zener-Diode Based, High Side Power Supply</i> figure in <i>Power Supply Recommendations</i> section	25

Changes from Revision A (April 2016) to Revision B	Page
• 已更改 特性 要点“安全及管理批准”至“安全相关认证”	1
• 更改了器件信息表中的简化原理图	1
• Changed section title from "Regulatory Information" to "Safety-Related Certifications"	7
• Changed V_{CM} test conditions in <i>Electrical Characteristics</i> table	7
• Added V_{IN} footnote to <i>Electrical Characteristics</i> table	7
• Changed V_{IN} test conditions in <i>Electrical Characteristics</i> table	7
• Changed V_{IN} units in <i>Electrical Characteristics</i> table	7
• Changed common-mode rejection ratio test condition in <i>Electrical Characteristics</i> table	7
• Changed R_{IN} parameter information in <i>Electrical Characteristics</i> table	7
• Changed output noise equation in <i>Electrical Characteristics</i> table	8
• 已删除 "Safety and" from <i>Insulation Characteristics Curves</i> section title	9
• 已更改 <i>Using the AMC1301 Device for Current Sensing in Frequency Inverters</i> figure in <i>Application Information</i>	20

- 已更改 Zener-Diode Based, High Side Power Supply figure in Power Supply Recommendations 25
 - 已添加 一段内容并更改了相关文档部分的格式 27
-

Changes from Original (April 2016) to Revision A	Page
• 已发布为量产数据	1

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
GND1	4	—	High-side analog ground
GND2	5	—	Low-side analog ground
VDD1	1	—	High-side power supply, 3.0 V to 5.5 V. See the Power Supply Recommendations section for decoupling recommendations.
VDD2	8	—	Low-side power supply, 3.0 V to 5.5 V. See the Power Supply Recommendations section for decoupling recommendations.
VINN	3	I	Inverting analog input
VINP	2	I	Noninverting analog input
VOUTN	6	O	Inverting analog output
VOUTP	7	O	Noninverting analog output

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

	MIN	MAX	UNIT
Supply voltage, VDD1 to GND1 or VDD2 to GND2	-0.3	7	V
Analog input voltage at VINP, VINV	GND1 – 6	VDD1 + 0.5	V
Input current to any pin except supply pins	-10	10	mA
Junction temperature, T _J		150	°C
Storage temperature, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
VDD1	High-side supply voltage (VDD1 to GND1)	3.0	5.0	5.5
VDD2	Low-side supply voltage (VDD2 to GND2)	3.0	3.3	5.5
T _A	Operating ambient temperature	-40		125

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	AMC1301	UNIT
	DWV (SOIC)	
	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	110.1
R _{θJC(top)}	Junction-to-case (top) thermal resistance	51.7
R _{θJB}	Junction-to-board thermal resistance	66.4
Ψ _{JT}	Junction-to-top characterization parameter	16.0
Ψ _{JB}	Junction-to-board characterization parameter	64.5
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A

(1) For more information about traditional and new thermal metrics, see *Semiconductor and IC Package Thermal Metrics*, [SPRA953](#).

6.5 Power Ratings

PARAMETER	TEST CONDITIONS	VALUE	UNIT
P _D	Maximum power dissipation (both sides) VDD1 = VDD2 = 5.5 V	81.4	mW
P _{D1}		45.65	mW
P _{D2}		35.75	mW

6.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENERAL			
CLR External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 9	mm
CPG External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 9	mm
DTI Distance through insulation	Minimum internal gap (internal clearance) of the double insulation (2×0.0135 mm)	≥ 0.027	mm
CTI Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
Material group	According to IEC 60664-1	I	
Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 300 V _{RMS}	I-IV	
	Rated mains voltage ≤ 600 V _{RMS}	I-III	
	Rated mains voltage ≤ 1000 V _{RMS}	I-II	
DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12⁽²⁾			
V_{IORM} Maximum repetitive peak isolation voltage	At ac voltage (bipolar)	1500	V_{PK}
V_{IOWM} Maximum-rated isolation working voltage	At ac voltage (sine wave)	1000	V_{RMS}
	At dc voltage	1500	V_{DC}
V_{IOTM} Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$, $t = 60$ s (qualification test)	7000	V_{PK}
	$V_{TEST} = 1.2 \times V_{IOTM}$, $t = 1$ s (100% production test)	8400	
V_{IOSM} Maximum surge isolation voltage ⁽³⁾	Test method per IEC 60065, 1.2/50-μs waveform, $V_{TEST} = 1.6 \times V_{IOSM} = 10000 V_{PK}$ (qualification)	6250	V_{PK}
q_{pd} Apparent charge ⁽⁴⁾	Method a, after input/output safety test subgroup 2 / 3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s, $V_{pd(m)} = 1.2 \times V_{IORM} = 1800 V_{PK}$, $t_m = 10$ s	≤ 5	pC
	Method a, after environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s, $V_{pd(m)} = 1.6 \times V_{IORM} = 2400 V_{PK}$, $t_m = 10$ s	≤ 5	
	Method b1, at routine test (100% production) and preconditioning (type test), $V_{ini} = V_{IOTM}$, $t_{ini} = 1$ s, $V_{pd(m)} = 1.875 \times V_{IORM} = 2812.5 V_{PK}$, $t_m = 1$ s	≤ 5	
C_{IO} Barrier capacitance, input to output ⁽⁵⁾	$V_{IO} = 0.5 V_{PP}$ at 1 MHz	1.2	pF
R_{IO} Insulation resistance, input to output ⁽⁵⁾	$V_{IO} = 500$ V at $T_S = 150^\circ\text{C}$	> 10^9	Ω
Pollution degree		2	
Climatic category		40/125/21	
UL1577			
V_{ISO} Withstand isolation voltage	$V_{TEST} = V_{ISO} = 5000 V_{RMS}$ or $7000 V_{DC}$, $t = 60$ s (qualification), $V_{TEST} = 1.2 \times V_{ISO} = 6000 V_{RMS}$, $t = 1$ s (100% production test)	5000	V_{RMS}

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves and ribs on the PCB are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier are tied together, creating a two-pin device.

6.7 Safety-Related Certifications

VDE	UL
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12, DIN EN 60950-1 (VDE 0805 Teil 1): 2014-08, and DIN EN 60065 (VDE 0860): 2005-11	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Reinforced insulation	Single protection
Certificate number: 40040142	File number: E181974

6.8 Safety Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output (I/O) circuitry. A failure of the I/O may allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_S Safety input, output, or supply current	$\theta_{JA} = 110.1^\circ\text{C/W}$, $V_I = 5.5 \text{ V}$, $T_J = 150^\circ\text{C}$, $T_A = 25^\circ\text{C}$			206	mA
	$\theta_{JA} = 110.1^\circ\text{C/W}$, $V_I = 3.6 \text{ V}$, $T_J = 150^\circ\text{C}$, $T_A = 25^\circ\text{C}$			315	
P_S Safety input, output, or total power	$\theta_{JA} = 110.1^\circ\text{C/W}$, $T_J = 150^\circ\text{C}$, $T_A = 25^\circ\text{C}$			1135 ⁽¹⁾	mW
T_S Maximum safety temperature				150	°C

(1) Input, output, or the sum of input and output power must not exceed this value.

The maximum safety temperature is the maximum junction temperature specified for the device. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

6.9 Electrical Characteristics

Minimum and maximum specifications apply from $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $VDD1 = 3.0 \text{ V}$ to 5.5 V , $VDD2 = 3.0 \text{ V}$ to 5.5 V , $VINP = -250 \text{ mV}$ to $+250 \text{ mV}$, and $VINN = 0 \text{ V}$. Typical specifications are at $T_A = 25^\circ\text{C}$, $VDD1 = 5 \text{ V}$, and $VDD2 = 3.3 \text{ V}$ (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALOG INPUT						
$V_{Clipping}$	Differential input voltage before clipping output	$VINP - VINN$		± 302.7	mV	
V_{FSR}	Specified linear differential full-scale	$VINP - VINN$	-250	250	mV	
V_{CM}	Specified common-mode input voltage	$(VINP + VINN) / 2$ to GND1	-0.16	$VDD1 - 2.1$	V	
Absolute common-mode input voltage ⁽¹⁾	$(VINN + VINP) / 2$ to GND1	-2		$VDD1$	V	
V_{CMov}	Common-mode overvoltage detection level		$VDD1 - 2$		V	
V_{os}	Input offset voltage	Initial, at $T_A = 25^\circ\text{C}$, $VINP = VINN = GND1$	-200	± 50	200	μV
TCV_{os}	Input offset drift		-3	± 1	3	μV/°C
CMRR	Common-mode rejection ratio	$f_{IN} = 0 \text{ Hz}$, $V_{CM \ min} \leq V_{CM} \leq V_{CM \ max}$		-93	dB	
		$f_{IN} = 10 \text{ kHz}$, $V_{CM \ min} \leq V_{CM} \leq V_{CM \ max}$		-93		
C_{IND}	Differential input capacitance			1	pF	
R_{IN}	Single-ended input resistance	$VINN = GND1$		18	kΩ	
R_{IND}	Differential input resistance			22	kΩ	
I_{IB}	Input bias current	$VINP = VINN = GND1$	-82	-60	-48	μA
TCI_{IB}	Input bias current drift			1	nA/°C	
BW_{IN}	Input bandwidth			1000	kHz	


(1) Steady-state voltage supported by the device in case of a system failure. See specified common-mode input voltage V_{CM} for normal operation. Observe analog input voltage range as specified in *Absolute Maximum Ratings*.

Electrical Characteristics (continued)

Minimum and maximum specifications apply from $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $\text{VDD1} = 3.0 \text{ V}$ to 5.5 V , $\text{VDD2} = 3.0 \text{ V}$ to 5.5 V , $\text{VINP} = -250 \text{ mV}$ to $+250 \text{ mV}$, and $\text{VINN} = 0 \text{ V}$. Typical specifications are at $T_A = 25^\circ\text{C}$, $\text{VDD1} = 5 \text{ V}$, and $\text{VDD2} = 3.3 \text{ V}$ (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG OUTPUT					
Nominal gain		8.2			
E_G	Gain error Initial, at $T_A = 25^\circ\text{C}$	-0.3%	$\pm 0.05\%$	0.3%	
TCE_G	Gain error drift	-50	± 15	50	$\text{ppm}/^\circ\text{C}$
Nonlinearity		-0.03%	$\pm 0.01\%$	0.03%	
Nonlinearity drift		1			$\text{ppm}/^\circ\text{C}$
THD	Total harmonic distortion $f_{\text{IN}} = 10 \text{ kHz}$	-87			dB
Output noise	$\text{VINP} = \text{VINN} = \text{GND1}$, $f_{\text{IN}} = 0 \text{ Hz}$, $\text{BW} = 100 \text{ kHz}$	220			μVRMS
SNR	Signal-to-noise ratio $f_{\text{IN}} = 1 \text{ kHz}$, $\text{BW} = 10 \text{ kHz}$ $f_{\text{IN}} = 10 \text{ kHz}$, $\text{BW} = 100 \text{ kHz}$	80	84		dB
		71			
PSRR	Power-supply rejection ratio vs VDD1 , at dc vs VDD1 , 100-mV and 10-kHz ripple vs VDD2 , at dc vs VDD2 , 100-mV and 10-kHz ripple	-94			dB
		-90			
		-100			
		-94			
t_r	Rise time See 图 45	2.0			μs
t_f	Fall time See 图 45	2.0			μs
V_{IN} to V_{OUT} signal delay (50% – 10%)	See 图 46 , unfiltered output	0.7	2.0		μs
V_{IN} to V_{OUT} signal delay (50% – 50%)	See 图 46 , unfiltered output	1.6	2.6		μs
V_{IN} to V_{OUT} signal delay (50% – 90%)	See 图 46 , unfiltered output	2.5	3.0		μs
CMTI	Common-mode transient immunity $ \text{GND1} - \text{GND2} = 1 \text{ kV}$	15			$\text{kV}/\mu\text{s}$
V_{CMout}	Common-mode output voltage	1.39	1.44	1.49	V
	Output short-circuit current		± 13		mA
R_{OUT}	Output resistance on VOUTP or VOUTN	< 0.2			Ω
BW	Output bandwidth	190	210		kHz
V_{FAILSAFE}	Failsafe differential output voltage $V_{\text{CM}} \geq V_{\text{CMov}}$, or VDD1 missing	-2.563	-2.545		V
POWER SUPPLY					
I_{DD1}	High-side supply current $3.0 \text{ V} \leq \text{VDD1} \leq 3.6 \text{ V}$ $4.5 \text{ V} \leq \text{VDD1} \leq 5.5 \text{ V}$	5.0	6.9		mA
		5.9	8.3		
I_{DD2}	Low-side supply current $3.0 \text{ V} \leq \text{VDD2} \leq 3.6 \text{ V}$ $4.5 \text{ V} \leq \text{VDD2} \leq 5.5 \text{ V}$	4.4	5.6		mA
		4.8	6.5		
P_{DD1}	High-side power dissipation $3.0 \text{ V} \leq \text{VDD1} \leq 3.6 \text{ V}$ $4.5 \text{ V} \leq \text{VDD1} \leq 5.5 \text{ V}$	16.5	24.84		mW
		29.5	45.65		
P_{DD2}	Low-side power dissipation $3.0 \text{ V} \leq \text{VDD2} \leq 3.6 \text{ V}$ $4.5 \text{ V} \leq \text{VDD2} \leq 5.5 \text{ V}$	14.52	20.16		mW
		24	35.75		

6.10 Insulation Characteristics Curves



6.11 Typical Characteristics

at VDD1 = 5 V, VDD2 = 3.3 V, VINP = –250 mV to 250 mV, VINN = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)




图 4. Common-Mode Overvoltage Detection Level
vs High-Side Supply Voltage




图 5. Common-Mode Overvoltage Detection Level
vs Temperature




图 6. Input Offset Voltage Histogram




图 7. Input Offset Voltage Histogram




图 8. Input Offset Voltage vs Supply Voltage




图 9. Input Offset Voltage vs Temperature

Typical Characteristics (接下页)

at VDD1 = 5 V, VDD2 = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)




图 10. Input Offset Drift Histogram




图 11. Input Offset Drift Histogram




图 12. Common-Mode Rejection Ratio
vs Input Frequency




图 13. Common-Mode Rejection Ratio
vs Temperature




图 14. Input Bias Current
vs Common-Mode Input Voltage




图 15. Input Bias Current
vs High-Side Supply Voltage

Typical Characteristics (接下页)

at VDD1 = 5 V, VDD2 = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)




图 16. Input Bias Current vs Temperature




图 17. Normalized Gain vs Input Frequency




图 18. Gain Error Histogram




图 19. Gain Error Histogram




图 20. Gain Error vs Supply Voltage




图 21. Gain Error vs Temperature

Typical Characteristics (接下页)

at VDD1 = 5 V, VDD2 = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)




图 22. Gain Error Drift Histogram




图 23. Gain Error Drift Histogram




图 24. Output Voltage vs Input Voltage




图 25. Nonlinearity vs Input Voltage




图 26. Nonlinearity vs Supply Voltage




图 27. Nonlinearity vs Temperature

Typical Characteristics (接下页)

at VDD1 = 5 V, VDD2 = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)




图 28. Total Harmonic Distortion vs Supply Voltage




图 29. Total Harmonic Distortion vs Temperature




图 30. Signal-to-Noise Ratio vs Input Voltage




图 31. Signal-to-Noise Ratio vs Supply Voltage




图 32. Signal-to-Noise Ratio vs Temperature





图 33. Input-Referred Noise Density vs Frequency

Typical Characteristics (接下页)

at VDD1 = 5 V, VDD2 = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)



Typical Characteristics (接下页)

at VDD1 = 5 V, VDD2 = 3.3 V, VINP = -250 mV to 250 mV, VINN = 0 V, and f_{IN} = 10 kHz (unless otherwise noted)




图 40. Output Common-Mode Voltage vs Temperature




图 41. Output Bandwidth vs Low-Side Supply Voltage




图 42. Output Bandwidth vs Temperature




图 43. Supply Current vs Supply Voltage




图 44. Supply Current vs Temperature

7 Parameter Measurement Information

7.1 Timing Diagrams




图 45. Rise and Fall Time Test Waveforms




图 46. Delay Time Test Waveforms


8 Detailed Description

8.1 Overview

The AMC1301 device is a fully-differential, precision, isolated amplifier. The input stage of the device consists of a fully-differential amplifier that drives a second-order, delta-sigma ($\Delta\Sigma$) modulator. The modulator uses the internal voltage reference and clock generator to convert the analog input signal to a digital bitstream. The drivers (called TX in the *Functional Block Diagram*) transfer the output of the modulator across the isolation barrier that separates the high-side and low-side voltage domains. The received bitstream and clock are synchronized and processed by a fourth-order analog filter on the low-side and presented as a differential output of the device, as shown in the *Functional Block Diagram*.

The SiO₂-based, double-capacitive isolation barrier supports a high level of magnetic field immunity, as described in *ISO72x Digital Isolator Magnetic-Field Immunity*. The digital modulation used in the AMC1301 device and the isolation barrier characteristics result in high reliability and common-mode transient immunity.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Analog Input

The AMC1301 device incorporates front-end circuitry that contains a fully-differential amplifier followed by a $\Delta\Sigma$ modulator sampling stage. The gain of the differential amplifier is set by internal precision resistors to a factor of 4 with a differential input impedance of 22 k Ω . Consider the input impedance of the AMC1301 device in designs with high-impedance signal sources that may cause degradation of gain and offset specifications. The importance of this effect, however, depends on the desired system performance.

Additionally, the input bias current caused by the internal common-mode voltage at the output of the differential amplifier causes an offset that is dependent on the actual amplitude of the input signal. See the *Isolated Voltage Sensing* section for more details on reducing this effect.

There are two restrictions on the analog input signals (VINP and VINN). First, if the input voltage exceeds the range GND1 – 6 V to VDD1 + 0.5 V, then the input current must be limited to 10 mA because the device input electrostatic discharge (ESD) protection turns on. In addition, the linearity and noise performance of the device are ensured only when the analog input voltage remains within the specified linear full-scale range (FSR) and within the specified common-mode input voltage range.


Feature Description (接下页)

8.3.2 Fail-Safe Output

The AMC1301 device offers a fail-safe output that simplifies diagnostics on system level. The fail-safe output is active in two cases:

- When the high-side supply VDD1 of the AMC1301 device is missing, or
- When the common-mode input voltage, that is $V_{CM} = (VINP + VINN) / 2$, exceeds the minimum common-mode over-voltage detection level V_{CMov} of $VDD1 - 2$ V.

The fail-safe output of the AMC1301 device is a negative differential output voltage value that differs from the negative clipping output voltage, as shown in [图 47](#) and [图 48](#). As a reference value for the fail-safe detection on a system level, use the $V_{FAILSAFE}$ maximum value of -2.545 V.



8.4 Device Functional Modes

The AMC1301 device is operational when the power supplies VDD1 and VDD2 are applied, as specified in [Recommended Operating Conditions](#).

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The AMC1301 device offers unique linearity, high input common-mode and power-supply rejection, low ac and dc errors, and low temperature drift. These features make the AMC1301 device a robust, high-performance, isolated amplifier for industrial applications where high voltage isolation is required.

9.2 Typical Applications

9.2.1 Frequency Inverter Application

Isolated amplifiers are widely used in frequency inverters that are critical parts of industrial motor drives, photovoltaic inverters, uninterruptible power supplies, electrical and hybrid electrical vehicles, and other industrial applications. The input structure of the AMC1301 device is optimized for use with low-value shunt resistors and is therefore tailored for isolated current sensing using shunts.

图 49 shows a typical operation of the AMC1301 device for current sensing in a frequency inverter application. Phase current measurement is done through the shunt resistor, R_{SHUNT} (in this case, a two-pin shunt). The differential input and the high common-mode transient immunity of the AMC1301 device ensure reliable and accurate operation even in high-noise environments (such as the power stage of the motor drive).

Additionally, the AMC1301 device may also be used for isolated voltage measurement of the dc-link, as described in [Isolated Voltage Sensing](#).




图 49. Using the AMC1301 Device for Current Sensing in Frequency Inverters

Typical Applications (接下页)

9.2.1.1 Design Requirements

表 1 lists the parameters for the typical application in 图 49.

表 1. Design Requirements

PARAMETER	VALUE
High-side supply voltage	3.3 V or 5 V
Low-side supply voltage	3.3 V or 5 V
Voltage drop across the shunt for a linear response	$\pm 250 \text{ mV}$ (maximum)

9.2.1.2 Detailed Design Procedure

The high-side power supply (VDD1) for the AMC1301 device is derived from the power supply of the upper gate driver. Further details are provided in the [Power Supply Recommendations](#) section.

The floating ground reference (GND1) is derived from one of the ends of the shunt resistor that is connected to the negative input of the AMC1301 device (VINN). If a four-pin shunt is used, the inputs of the AMC1301 device are connected to the inner leads and GND1 is connected to one of the outer shunt leads.

Use Ohm's Law to calculate the voltage drop across the shunt resistor (V_{SHUNT}) for the desired measured current: $V_{\text{SHUNT}} = I \times R_{\text{SHUNT}}$.

Consider the following two restrictions to choose the proper value of the shunt resistor R_{SHUNT} :

- The voltage drop caused by the nominal current range must not exceed the recommended differential input voltage range: $V_{\text{SHUNT}} \leq \pm 250 \text{ mV}$
- The voltage drop caused by the maximum allowed overcurrent must not exceed the input voltage that causes a clipping output: $V_{\text{SHUNT}} \leq V_{\text{Clipping}}$

For best performance, use an RC filter (components R_2 , R_3 , and C_3 in 图 49) to minimize the noise of the differential output signal. Tailor the bandwidth of this RC filter to the bandwidth requirement of the system. TI recommends an NP0-type capacitor to be used for C_3 .

For more information on the general procedure to design the filtering and driving stages of SAR ADCs, consult the TI Precision Designs [18-Bit, 1MSPS Data Acquisition Block \(DAQ\) Optimized for Lowest Distortion and Noise](#) (SLAU515) and [18-Bit Data Acquisition Block \(DAQ\) Optimized for Lowest Power](#) (SLAU513), available for download at www.ti.com.

9.2.1.3 Application Curves

In frequency inverter applications, the power switches must be protected in case of an overcurrent condition. To allow for fast powering off of the system, a low delay caused by the isolated amplifier is required. 图 50 shows the typical full-scale step response of the AMC1301 device. Consider the delay of the required window comparator and the MCU to calculate the overall response time of the system.



图 50. Step Response of the AMC1301 Device

The high linearity and low temperature drift of offset and gain errors of the AMC1301 device, as shown in 图 51, allows design of motor drives with low torque ripple.





图 51. Typical Nonlinearity of the AMC1301 Device

9.2.2 Isolated Voltage Sensing

The AMC1301 device is optimized for usage in current-sensing applications using low-impedance shunts. However, the device may also be used in isolated voltage-sensing applications if the effect of the (usually higher) impedance of the resistor divider used in this case is considered.



Copyright © 2016, Texas Instruments Incorporated

图 52. Using the AMC1301 Device for Isolated Voltage Sensing

9.2.2.1 Design Requirements

图 52 shows a simplified circuit typically used in high-voltage sensing applications. The high-impedance resistors (R1 and R2) dominate the current value that flows through the resistive divider. The resistance of the sensing resistor R3 is chosen to meet the input voltage range of the AMC1301 device. This resistor and the input impedance of the device ($R_{IN} = 18 \text{ k}\Omega$) also create a voltage divider that results in an additional gain error. With the assumption of R1 and R2 having a considerably higher value than R3 and omitting R3' for the moment, the resulting total gain error is estimated using 公式 1, with E_G being the initial gain error of the AMC1301 device.

$$|E_{Gtot}| = |E_G| + \frac{R_3}{R_{IN}} \quad (1)$$

This gain error may be easily minimized during the initial system-level gain calibration procedure.

9.2.2.2 Detailed Design Procedure

As indicated in 图 52, the output of the integrated differential amplifier is internally biased to a common-mode voltage of 2 V. This voltage results in a bias current I_B through the resistive network R4 and R5 (or R4' and R5') used for setting the gain of the amplifier. The value of this current is specified in the [Pin Configuration and Functions](#) section. This bias current generates additional offset and gain errors that depend on the value of the resistor R3. Because the value of this bias current depends on the actual common-mode amplitude of the input signal (as shown in 图 53), the initial system offset calibration eliminates the offset but not the gain error component. Therefore, in systems with high accuracy requirements, a series resistor is recommended to be used at the negative input (VINN) of the AMC1301 device with a value equal to the shunt resistor R3 (that is, $R3' = R3$ in 图 52) to eliminate the effect of the bias current.

This additional series resistor (R3') influences the gain error of the circuit. The effect is calculated using 公式 2 with $R4 = R4' = 12.5 \text{ k}\Omega$. The effect of the internal resistors $R5 = R5'$ cancels in this calculation.

$$E_G (\%) = \left(1 - \frac{R4}{R4' + R3'} \right) * 100\% \quad (2)$$

9.2.2.3 Application Curve

图 53 显示了输入偏置电流随输入共模电压变化的特性。




图 53. Input Current vs Input Common-Mode Voltage

9.3 Do's and Don'ts

Do not leave the inputs of the AMC1301 device unconnected (floating) when the device is powered up. If both device inputs are left floating, the input bias current drives them to the output common-mode of the analog front-end of approximately 2 V. If the high-side supply voltage VDD1 is below 4 V, the internal common-mode overvoltage detector turns on and the output functions as described in the *Fail-Safe Output* section, which may lead to an undesired reaction on the system level.

10 Power Supply Recommendations

In a typical frequency inverter application, the high-side power supply (VDD1) for the device is derived from the floating power supply of the upper gate driver. For lowest cost, a Zener diode may be used to limit the voltage to 5 V (or 3.3 V, depending on the design) \pm 10%. Alternatively a low-cost, low-dropout (LDO) regulator (for example, the [LM317-N](#)) may be used to minimize noise on the power supply. TI recommends a low-ESR decoupling capacitor of 0.1 μ F to filter this power-supply path. Place this capacitor (C₂ in [图 54](#)) as close as possible to the VDD1 pin of the AMC1301 device for best performance. If better filtering is required, an additional 10- μ F capacitor may be used. The floating ground reference (GND1) is derived from the end of the shunt resistor, which is connected to the negative input (VINN) of the device. If a four-pin shunt is used, the device inputs are connected to the inner leads, and GND1 is connected to one of the outer leads of the shunt.

To decouple the digital power supply on the controller side, use a 0.1- μ F capacitor placed as close to the VDD2 pin of the AMC1301 device as possible, followed by an additional capacitor from 1 μ F to 10 μ F.





图 54. Zener-Diode-Based, High-Side Power Supply

11 Layout

11.1 Layout Guidelines

A layout recommendation showing the critical placement of the decoupling capacitors (as close as possible to the AMC1301 device) and placement of the other components required by the device is shown in [图 55](#). For best performance, place the shunt resistor close to the VINP and VINN inputs of the AMC1301 device and keep the layout of both connections symmetrical.

11.2 Layout Example



[图 55. Recommended Layout of the AMC1301 Device](#)

12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

相关文档如下：

- [隔离相关术语](#)
- [《双通道、1MSPS、16/14/12 位、4x2 或 2x2 通道同步采样模数转换器》](#)
- [《LM117、LM317-N 宽温度范围三引脚可调稳压器》](#)
- [《ISO72x 数字隔离器磁场抗扰度》](#)
- [《针对最低失真和最低噪声进行优化的 18 位 1MSPS 数据采集模块 \(DAQ\)》](#)
- [《针对最低功耗进行优化的 18 位 1MSPS 数据采集模块 \(DAQ\)》](#)

12.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。请单击右上角的通知我 进行注册，即可收到任意产品信息更改每周摘要。有关更改的详细信息，请查看任意已修订文档中包含的修订历史记录。

12.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 静电放电警告

 ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

 ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能导致器件与其发布的规格不相符。

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据发生变化时，我们可能不会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本，请参见左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
AMC1301DWV	ACTIVE	SOIC	DWV	8	64	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1301	Samples
AMC1301DWVR	ACTIVE	SOIC	DWV	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1301	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com


PACKAGE OPTION ADDENDUM

17-Apr-2017


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC1301DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC1301DWVR	SOIC	DWV	8	1000	367.0	367.0	38.0


PACKAGE OUTLINE

DWV0008A



SOIC - 2.8 mm max height

SOIC



4218796/A 09/2013

NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

EXAMPLE BOARD LAYOUT



DWV0008A

SOIC - 2.8 mm max height

SOIC



LAND PATTERN EXAMPLE
9.1 mm NOMINAL CLEARANCE/CREEPAGE
SCALE:6X



SOLDER MASK DETAILS

4218796/A 09/2013

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DWV0008A

SOIC - 2.8 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4218796/A 09/2013

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (<http://www.ti.com/sc/docs/stdterms.htm>) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称“设计人员”）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，及设计人员的应用（包括应用中使用的所有 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何应用前，将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用，如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的符合相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会配有任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的产品，并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2017 德州仪器半导体技术（上海）有限公司